





24 off
classroom

21 Nov
28 m

16. die
classroom



```
module fa2 (output z, output [1:0] z,
            input [1:0] x, input [1:0] y, input rin);
```

wire fee;

$$f_{2N} \# (16)$$

fa meno (size, x[0], y[0], rin);
fe pin (c, z[1], x[1], y[1], fe);

generative



For






Wiederholung f2N



poram

$$N = 8$$


and make



RETI SEQUENZIALE








SR-LATCH




caso vole il bit che ci vogliono ricordare

R	S	Q	Q̄
0	0	unchanged	
0	1	1	0
→ 1	0	0	1
1	1		




D - Latch

SR Latch




CLK	D	R	S
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1



Quanto al ciclo di clock (T)




$$2\text{GHz} \quad \frac{1}{T}$$





D flip flop




latch1
latch2



reg 2 bit



2x



10 points
4-6 transistors

